Current CMOS technologies are characterized by interconnect lines with increased relative resistance w.r.1. driver output resistance. Designs generate signal waveshapes that are very difficult to model using a single parameter model such as the trmsiuon time. In this paper, we present a simple and robust twoparameter analytical expression for waveform modeling based on the Weibull cumulative distribution function. The Weibull model accurnlely cnplures the variety of waveshapes without introducing significant runtime overhead and produces results with less than 5 % error. We also present a fast and simple algorithm to convert waveforms obtained by circuit simulation to the Weibull model. A methodology for characterizing gates for the new model is also presented. Simulation results for many single and multiple input gates show errors well below 5%. Our model can be used in a mixed environment where some signals may still be characterized by a single parameter.
INTRODUCTION
As deep sub-micron technology moves towards decreasing feature sizes, the impedance of the interconnect lines daes not scale down by the same factor as the gate impedance [I] . As a result, the waYe shapes of the signals normally propagated through a digital circuit are increasingly more complex. In this context, waveshape complexity is a subjective measure of how far from a classical saturated ramp the shape is.
While the signal shapes are not directly interesting from a verification perspective, they greatly influence at least two quantities important for design performance: gate delay and crosscoupling noise amplitude. The most widely used analysis tool to predict timing performance is the static timing analyzer [Z] . Current methodologies for static timing analysis map the signal shapes that are propagated through a digital circuit to a single parameter. The parameter used is usually the transition time obtained from the time difference between two points on the waveform (for example, the 20% and 80% points).
This approach is used almost invariably in gate-level static timing analyzers where the gates are pre-characterized-as a function of input transition time and output load. The implicit assumption is that all wave shapes reaching the input of a gate resemble the shapes used. in gate characterization and can be accurately described by a single parameter. The gate delay model is used during static timing analysis to compute timing windows and path delays for the entire circuit.
The most commonly used one-parameter waveform model in literature is the saturated ramp: industrial applications use many variations of this model to enhance its accuracy. Generally. these variations try to smooth out the cornen of the saturated ramp. However, none of the variations we are aware of can go significantly beyond the limitations of a one-parameter model. We will compare our results against both the saturated ramp model and one of the more obvious variations. Permission lo makc digital or hard copics o f dl or part of this work for pcrsmal or ~l a s s r o~m LISC is grantcd wilhoul fcc provided that copics arc no1 madc UT dktnblitcd fur pmlil or cummcrcial advanlagc and lhat capics bear lhis noticc and lhc full citation on thc first pagc. To copy othcwisc, lo rcpublish. to post on scwcrs or 10 rcdislribotc l o lists.
rcquircs prior spccific pcmission andlor a fcc. 
161
Time (mnnalired to stardard delay. 4x bad)
Figure 1 RC dominated waveform and its approximations
Figure 1 shows a sample waveform obtained through simulation of extracted post-layout netlist taken from the input of an inverter in an industrial 90nm technology. Its saturated ramp approximation is obtained. by measuring the 20% to 80% time difference, extending it to a full saturated ramp and shifting the waveform to match the 50% point of the original. To obtain the standard shape approximation which is tLpically used during gate characterization, a saturated ramp with an average transition time was applied to a standard inverter. The capacitive load of the inverter was varied to obtain the desired 20% to 80% transition time at the output. The waveform at the output was shifted to match 50% point of the original waveform and was used as the standard shape approximation of the original waveform with same transition time.
Both the original waveform and its approximations were applied to the same inverter and the differences in outputs were measured. The delay and transition time erron produced by approximating the inverter input using a ramp were 14% and 19%. respectively, and those produced by approximating the inverter input using a standard shape were 9% and 11%. respectively. Moreover. the ramp model is not robust in the sense that its accuracy will depend highly on the threshold voltage of the receiver.
As shown by Figure 1 , there are cases when a single parameter waveshape model cannot cover the variety of waveshapes seen in typical integrated circuits. Typically, using more parameters in the model increases accuracy in approximating the original signal. However. this increase in accuracy also comes with an increase in complexity of modeling and gate characterization, which depends exponentially on the number of parameters.
characterizing the gates with respect to three parameters (two describing the input waveform and one the output load) is niven in section 4 ; Resul& for one-parameter modeling and the new twomodel are presented in 5 . The paper is concluded in section 6.
An accurate four parameter model for signal waveforms has been presented in [3] but it increases pre-characterization complexity by requiring a 4-dimensional 
TWO-PARAMETER MODEL
This section presents a justification for the choice of two parameters for waveform modeling. Then we present two twoparameter probability distributions that can be used to approximate waveforms.
Moving from one parameter to two
We can define a waveform model as a time domain parameterized function
Equation (1) In the case of the saturated ramp model, there is a single parameter, fin, and the function is shown in equation (3):
The family of time domain signals (each distinguished by a specific 1;") is shown in Figure 2 . 
section 3.2. Our conclusion is that none of the results from [7] can be used for waveform modeling, and a dedicated model focused on wave shape is required.
The rest of the paper is organized as follows. Theoretical instead of the transition time t,": background and the new model are presented in section 2. We present the fitting algorithm to obtain model parameters from original waveforms in section 3. A methodology for To avoid increased complexity for the gate delay model, we first want to check the results we get by increasing the number of parameters for the waveform model just by one to, say, p l and p 2
It is possible (at least in a gate-level timing analyzer) to propagate the waveform parameters without ever needing to plot the waveforms @ I andp2 at the output of a gate become the input for the next stage, then equation ( 5 ) is applied lo propagate them further, and so on). These are the parameters the user learns about and therefore we will call them user parameters. It is not necessary that ihe narurul and the u w r parameters be the same (although for the saturated ramp model they are). For example, equation ( 2 ) could be transformed so natural parameter a is mapped into the user parameter 10:
where ro = In(a)/b
In order to be more easily accepted by the design community, a waveform model should keep the transition time as a user parameter, regardless of the natural parameters of the model equation. This property makes it possible to mix-and-match old and new models easily, revert to previous methodologies and maintain the intuition that designers have formed for the singleparameter model.
To gain some intuition about the second mer parameter one could easily plot a set of typical waveforms from a design and scale the time axis for each of them such thai all have the same 1;" (in our case the same 20% to 80% transition lime). What we can observe from such a plot is the difference in "shape" between the waveforms. We would like to see some number associated with this "shape."
We define the parameter k as a shape factor that has some physical meaning attached to it. The shape factor k is associated with the shape of the waveform when its voltage value is between 20% and 80% of VDD. As a design decision, we force the value of k to be zero for a standard waveshape such as the output of an inverter loaded by four copies of itself. We could force the value of k to be negative for normal waveshapes such as the output of any CMOS gate and positive for strange waveshape such as complex RC responses (an example of this is presented in Figure   1 ). (6) As mentioned in the introduction, many of the waveshapes seen on circuits appear to resemble CDFs of probability distribution functions, such as the Gamma distribution and the Weibull distribution [6]. Gamma and Weibull distributions have been used before lo compute interconnect delay [7] -[SI.
CDF-based waveform models
Equations (7) and (8) show expressions far CDFs of the Gamma distribution and Weibull distribution respectively.
Gamma:
These two distributions have the desired parameters, the timescaling factor and the shape factor. For a Gamma CDF, parameters 1 and n in equation (7) explicitly represent the timescaling factor and the s h a p factor, respectively. For the Weibull distribution, the parameters fi and a in equation (8) represent only approximately the time-scaling factor and the shape factor, respectively.
Although Gamma CDFs can resemble a variety of shapes, it is not well suited for analytical computations. The Gamma distribution requires evaluating complicated integrals. Even using lookup tables, mapping a PWL waveform to (A, n) values requires a nonlinear regression. Therefore. we will concentrate on the Weibull waveform model. for different values of a and fi for the same 20% to 80% transition time. The figure shows that the Weibull distribution can be used to fit the wide range of complex non-linear waveshapes observed on high performance circuits. As a changes from 0.1 to 3.0, the shapes change from those similar to more complicated RC responses to standard shapes similar to the output of an inverter. If a ramp is used to model these complex waveforms, all of the waveforms will map on to the same ramp. This causes significant error in approximating the original waveforms. 
Natural and user parameters for Weibullbased waveform models
To preserve the transillon time as a user parameter and to align ourselves with the naturul/wer parameter approach we propose the transition time Ar and shape factor k as user parameters, to replace the Weibull natural parameters a and fi. By imposing the shape factor k to be zero for a "standard' waveform, and defining the "standard' waveform as the output of an inverter loaded by four identical inverters we come to the following relationship between k and a:
a. is technology dependent and in our case we used a value of 1.7.
The transition time ioxf can be derived analytically from equation 5)y'~ -(10g(I.25)y'~) Moreover, the same equations (9) and ( I I ) can be used to obtain (a, P, if the pair (k, rou,) is known. Thus, designers have the convenience to use the set of parameters (k, I"",) without any concern about the underlying waveform model used in timing analysis tools.
PARAMETER EXTRACTION
We describe how parameters (a,B arc obtained from a PWL wavcform.
Parameter estimation
An important step in using any waveform model is the mapping of a signal given as a (time, value) vector pair lo the mcdel function (by computing the parameters best fitting the original). This procedure is applied during gate characterization for the output waveform after each simulation. It is also applied by a transistorlevel static timing analyzer after each circuit simulation to compress the output waveform data. The second case is the most demanding in terms of the parameter mapping efficiency. For the classical one-parameter model this step consists of determining the 20% and 80% points on the waveform and finding the difference between them.
For the Weibull-based model we start from a variation oi (8) which introduces a time shirt parameter io whose meaning will be explained later on.
( I I)
For now let us consider the case with f,, equal to zero. After rearranging the terms and applying the natural logarithm, we have Again taking natural logarithm of equation (13) and after some rearrangement, we obtain 
WEIBULL-FITTING(t,v)
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Figure 4 High-level Weibull fitting algorithm
It is important to determine what points to pick for step 4 of the fitting algorithm. These points should come from the region of signal that has the most influence on the propagation delay and the transition time of the output. We measured the delay through an inverter for the set of Weibull curves shown in Figure 3 . Our experiments showed that variation in shape in the 0% of VDD to 20% of VDD region of input waveforms contributed around 5% variation in delay through the invener. Similarly, the 80% to 100% region contributed around I % variation in delay. However, variation in shape in the 20% to 80% region of the input waveforms contributed as much as 95% variation in delay. Thus, a good choice of points for fitting would be a set of points that fall in the region where their value is between 20% and 80% of VDD.
Experimentally we determined that only 5-6 points are necessary for the fitting process.
Step 5 of the fitting algorithm requires a linear regression and least squares method should suffice for implementing this method.
However, as we show in the following sub-section, implementation of step 5 requires some consideration of timeshifting the measured waveform.
Implementation
Used as presented in the previous section, the fitting algorithm from tits delay and not the shape. Figure 5 shows three identical original signals shifted in time-domain and their Weibull models produced by the fitting algorithm. Ideally, the fitting algorithm should produce the same a and , B for all the three waveforms but that is not the case here. To solve this time-shift problem, we need a modified Weibull function with an extra parameter, to, which allows for time shifting as described in (12). The problem of estimating the parameters for the modified Weibull function can be reduced to a form equivalent to (14) given by: 
GATE CHARACTERIZATION
The practicality of any waveform model also depends on how easy it is to use it in a design flow. The model has to be amiable to gate characterization. In this section, we present a gate characterization method for the Weibull-based model. The model's realizability is illustrated on many typical single and multiple input gates.
Gate characterization parameters and equations
To be consistent with the natural parameter approach, we characterize gates in terms of the transition time AI, the shape factor k, and the output loading C , . Thus, our goal is to determine the following three functions for any given gate and input. Note that the functionsf(.), g(.), and h(.), will have the same form for all the gates but the constants U,, a*, ..., b,, b2, ..., c,, ci, . .., etc. will be unique for a given gate and input conditions. Before we determine these functions and constants, it is necessary to determine the ranges of natural parameters At, k, and CL over which the gates will be characterized.
It was observed for many circuits that the shape factor k ranges from -1.3 to 1.2 for an overwhelming majority of signals; hence we chose to characterize gates for k+1.3.1.2]. This corresponds to a in the range [0.5,3.01 (equation (9)). Note that a in this range covers all of the waveshapes shown in Figure 3 . To determine the range for C,, we observe that the output loading capacitance for typical CMOS gates is roughly Ix-lox the sire of input capacitance. The input capacitance for any given gate can be obtained as follows -determine equivalent inverter for the gate, drive the inverter through a high resistance, measure the delay across that resistance and compare it with an RC delay where C i s the gate input capacitance we are trying to compute. The minimum A1 necessary for characterization can be computed as follows -load a minimum size inverter with a copy of itself (which is also loaded by a similar inverter), apply a step input to first inverter and obtain the output transition time, apply the output of first inverter iteratively to its input until its transition time converges. Maximum At can be obtained in a similar fashion except that the second inverter in the chain should be replaced by an inverter of roughly 10x the minimum size.
Equation (20) shows the form of functions ff.), sf.), and hf.) that fits well with the Weibull-model for the range of parameters described above. Fquation (20) has very few terms (maximum of nine). This simple form and high accuracy of characterization equations makes the Weibull-model highly suitable for gate characterization. After gates are characterized for the Weibull model, it is possible (at least in a gate-level timing analyzer) to propagate the Weibull waveform parameters without ever needing to plot the waveforms. 
Gate characterization results
We characterized 22 different single and multiple input gates with single input switching conditions. We ran SPICE simulations on an equally spaced 4 x 4~4 grid of Ai,, kin, and CL (total of 64 points) and measured delay and Aioup The shape factor k,,, was obtained from the output waveform using the methodology described in section 3. We used a modified version of least squares fitting to obtain the constants al-ap. bl-bR, and cr-cp that minimize the relative error hetween (20) 
RESULTS
Let us first revisit the example shown in Figure 1 . The Weibull model for the input waveform dramatically improves the results as shown in Figure 8 . The delay error produced by Weibull approximation was 0.02%. The delay errors produced by ramp and standard shape were 14% and 9%, respectively. Similarly, Weibull approximation reduced transition time error down to 2.4% from 19% produced by ramp approximation and 11% produced by standard shape approximation. In order to test the model on a more frequently occurring set of waveforms, we generated a synthetic benchmark on an industrial 90nm technology using the circuit shown in Figure 9 . Voltage waveshapes were sampled at receiver inputs (nodes 2 and 4) by forcing a ramp on driver input (node I). We obtained I000 different circuits by varying the transition time at node 1, sizing of the gates, sizing of interconnect (length), impedance (length and metal layer) of interconnect relative to that of gates, and PMOS to NMOS transistor ratios for the gates. The combination of circuit parameters reflected industrial design guidelines. We must note that the interconnect length used in our benchmark varied between lOOpm and 500pm. These lengths are quite common not only on microprocessors but on many other designs.
A check was also placed to ensue that the benchmark circuits generated by varying the above factors do not produce unrealistic waveforms. For example, we enforced that the interconnect path delay d w s not exceed the Elmore delay for this technology, otherwise there would have been a repeater on the interconnect line. Loading of gates 2 and 3 was varied to catch the sensitivity of the gate delay and,the output transition time with respect to the shape of input waveform and the loading. The 2000 waveforms obtained using the circuit in Figure 9 were approximated using ramps having their corresponding transition times (taken as 20% to 80% of VDD). These were fed as input to the receivers and the input to output delay and the output transition time were measured for all these waveforms. The results are shown in Figure IO . The errors incurred by the "standard shape" model (as described in Section I ) and the Weibull model are also shown.
Impact on noise
The Weibull model also offers other advantages over the ramp model. The Weibull model provides a smmth model for approximating waveforms. Hence we expect it to introduce less noise in the circuit when it is used for timing simulation and performance verification. Unlike the original waveforms and the Weibull model, a ramp model is not smooth and consequently it introduces noise that is not present on the real circuit. We used two coupled transmission lines to compare noise produced by the ramp model and the Weibull model for the 2000 waveforms in the experiments. Original waveforms and their ramp and Weibull approximations were placed on the aggressor net and the peak voltage due to cross coupling noise was measured on the quiet victim net. Noise produced on the victim net by the Weibull waveform on the aggressor net was very close to the noise produced on victim net by the original waveform on the aggressor net. Moreover, the Weibull approximation of original waveforms produced 9.4% less noise on average compared to ramp approximation (Figure 11) . TIUS is in line with our expectations and thus the Weibull approximation improves timing analysis accuracy for coupled circuits. Using the Weibull model, it is also possible to compute crosscoupling noise analytically. To compute the response of an input waveform described by a transition time and shape factor k, first we need to compute the corresponding parameters a and p of the Weibull model using equations (9) 
CONCLUSIONS
In this paper, we have shown that modeling of signal waveshapes using the CDF of a Weibull distribution is significantly more accurate than using a one-parameter ramp approximation without requiring a significant runtime overhead. Experimental results show that the Weibull model can bring down the error in delay from f15% to less than 6%. Similarly, transition time error was brought down from f 1 9 % to less 65%. Thus, the Weibull model offers more accuracy without a significant loss in speed during timing analysis. The Weibull model is also highly suitable for gate characterization. Results show that errom in delay and transition time estimation are well below 5% for many single and multiple input gates. Moreover, the Weibull approximation offers other advantages such as improved accuracy in noise calculations and convenience in linear circuit analysis. Since the Weibull distribution covers the variety and complexity of waveshapes occurring on real circuits, it is well suited for timing analysis applications. Our future work will include waveform modeling for more complex waveshapes that show ringing and glitching effects.
